# **Product Specification**

(Preliminary)

Part Name: Monochrome LCD Display Module

Part No.: BGB320240-07 SERIES

**Doc No.:** SAS1-1518-A

<b>Customer:</b>		
Approved by:		

From: Blaze Display Technology Co., Ltd.
Approved by:

## Blaze Display Technology Co., Ltd.

5/F, HSAE Tech Building, Hi-Tech Park, Nanshan, Shenzhen, China, 518057 Http://www.blazedisplay.com

#### **Notes:**

- 1. Please contact Blaze Display Technology Co., Ltd. before assigning your product based on this module specification
- 2. The information contained herein is presented merely to indicate the characteristics and performance of our products. No responsibility is assumed by Blaze Display Technology Co., Ltd. for any intellectual property claims or other problems that may result application based on the module described herein.



## Revised History

Part Number	Revision	Revision Content	Revised on
BGB320240-07-LW-SNMWD-1.0	1.0	New	May 08th, 2015
CONFI			



#### Notice:

No part of this material may be reproduces or duplicated in any form or by any means without the written permission of Blaze Display Technology Co., Ltd. Blaze Display Technology Co., Ltd. reserves the right to make changes to this material without notice. Blaze Display Technology Co., Ltd. does not assume any liability of any kind arising out of any inaccuracies contained in this material or due to its application or use in any product or circuit and, further, there is no representation that this material is applicable to products requiring high level reliability, such as, medical products. Moreover, no license to any intellectual property rights is granted by implication or otherwise, and there is no representation or warranty that anything made in accordance with this material will be free from any patent or copyright infringement of a third party. This material or portions thereof may contain technology or the subject relating to strategic products under the control of Foreign Exchange and Foreign Trade Law of China and may require an export license from the Ministry of International Trade and Industry or other approval from another government agency.

#### © Blaze Display Technology Co., Ltd. 2015, All Rights Reserved.

All other product names mentioned herein are trademarks and/or registered trademarks of their respective companies.



## **Contents**

	History	
Notice		II
Contents	· · · · · · · · · · · · · · · · · · ·	III
1. Basic	Specifications	1~2
1.1	Display Specifications	1
1.2	Mechanical Specifications	1
1.3	Others	1
1.4	Mechanical Drawing	2
2. Elect	rical Specifications	3~4
2.1	Block Digagram	3
2.2	Absolute Maximum Ratings	3
2.3	Electrical Characteristics	4
3. LED	Pin Definition	4
3.1	Power Supply for LED Backlight Electrical Optical Characteristics	5 5
4. Optio	cal Characteristics	
4.1	Definition of Viewing Angle	
4.2	Definition of Contrast	
4.3	Definition of Response	
4.4	Measuring Instruments for Electro-optical Characteristics	
5. AC C	Characteristics and Input Timing Characteristics	7~8
5.1	AC Characteristics	
5.2	Write Mode	7~8
5.3	Read Mode	8
6. Instr	uction Table	9
7. Relia	bility Specification	10
7.1	Contents of Reliability Tests	
7.2	Life Time	10
8. Qual	lity Level	11~13
8.1	Zone Definition	
8.2	Visual Inspection	11
8.3	Standard of Apperance Inspection	12-13
9. Pack	age Specifications	14
	cautions When Using These LCD Display Modules	
10.1	Handling Precautions	
10.2	Storage Precautions	
10.3	Designing Precautions	
10.4	Precautions When Disposing of the LCD Modules	
10.5	Other Precautions	

## 1. Basic Specifications

1.1 Display Specifications

1) Display Type: STN-Blue/ Negative

2) Display Format:  $320 \times 240$ 3) Character Color (ON): White 4) Background Color (ON): Blue Background Color (OFF): Blue

5) Drive Method: 1/240Duty; 1/17Bias

6) Viewing Direction: 6:00

Transmissive 7) Polarizer Type:

1.2 Mechanical Specifications

1) Outline Dimensions: According to the annexed outline drawing on the next page

2) Viewing Area:  $120.14 \text{ W} \times 92.14 \text{ H (mm)}$ 3) Active Area:  $115.18 \text{ W} \times 86.38 \text{ H (mm)}$ 4) Dot Pitch:  $0.36W \times 0.36 H (mm)$ 5) Dot Size:  $0.34 \text{ W} \times 0.34 \text{H} \text{ (mm)}$ 

6) Weight: T.B.D.

1.3 Others


1) Driver IC: RA8835P3N-NE or EQU

LED, White, If = 180mA, Vf =  $5.0 \pm 0.2$ V 2) Backlight:

 $-20^{\circ}\text{C} - + 70^{\circ}\text{C}$ 3) Operating Temperature:  $-30^{\circ}\text{C} - + 80^{\circ}\text{C}$ 4) Storage Temperature:


5) RoHS Compliant: Yes

#### 1.4 Mechanical Drawing



## 2. Electrical Specification

## 2.1 Block Diagram



#### 2.2 Absolute Maximum Ratings

Item	Symbol	Min.	Max.	Unit
Power Supply for Logic	Vdd	-0.3	+5.5	V
Power supply for LCD Drive	Vlcd	22.5	23.5	V
Input Voltage	Vin	-0.3	Vdd + 0.3	V
Operating Temperature	Topr	-20	+70	°C
Storage Temperature	Tstg	-30	+80	°C

#### 2.3 Electrical Characteristics

 $V_{DD}$  = 2.7 to 5.5V,  $V_{SS}$  = 0V, Ta = -20 to 75°C

Symbol Condition			Unit		
Symbol	Condition	Min.	Тур.	Max.	V
$V_{DD}$		2.7	3.3/5.0	5.5	V
V <sub>OH</sub>		2.0	_	6.0	V
ILI	VI= VDD. See note 5.	_	0.05	2.0	μΑ
I <sub>LO</sub>	VI= VSS. See note 5.	_	0.10	5.0	μΑ
lopr	See note 4.	_	11	15	mA
ΙQ	Sleep mode, VOSC1= V(CS)= V(RD)= VDD	_	0.05	20.0	μΑ
f <sub>OSC</sub>	Manager	1.0	_	18.0	MHz
f <sub>CL</sub>		1.0	_	10.0	MHz
Rf	See note 6.	0.5	1.0	3.0	ΜΩ
•					
V <sub>IHT</sub>	See note 1.	0.5V <sub>DD</sub>	_	$V_{DD}$	V
V <sub>ILT</sub>	See note 1.	V <sub>ss</sub>	_	0.2 V <sub>DD</sub>	V
V <sub>OHT</sub>	IOH= -5.0 mA. See note 1.	2.4	_	_	V
V <sub>OLT</sub>	IOL= 5.0 mA. See note 1.	_	_	V <sub>SS</sub> + 0.4	V
	<u> </u>				
	V <sub>OH</sub> I <sub>LI</sub> I <sub>LO</sub> Iopr  I <sub>Q</sub> f <sub>OSC</sub> f <sub>CL</sub> Rf  V <sub>IHT</sub> V <sub>ILT</sub> V <sub>OHT</sub>	V <sub>DD</sub>	Min.   V <sub>DD</sub>   2.7   V <sub>OH</sub>   2.0	Min.   Typ.   2.7   3.3/5.0     V <sub>OH</sub>     2.0   —	Min.   Typ.   Max.

HIGH-level input voltage	$V_{\text{IHC}}$	See note 2.	0.8 V <sub>DD</sub>	_	$V_{DD}$	V		
LOW-level input voltage	$V_{ILC}$	See note 2.	V <sub>SS</sub>	_	0.2 V <sub>DD</sub>	V		
HIGH-level output voltage	V <sub>OHC</sub>	IOH= -2.0 mA. See note 2.	V <sub>DD</sub> – 0.4	_	_	V		
LOW-level output voltage	V <sub>OLC</sub>	IOH= 1.6 mA. See note 2.	_	_	VSS+ 0.4	V		
Open-drain								
LOW-level output voltage	V <sub>OLN</sub>	IOL= 6.0 mA.	_	_	V <sub>SS</sub> + 0.4V	V		
Schmitt-trigger								
Rising-edge threshold voltage	V <sub>T+</sub>	See note 3.	0.5 V <sub>DD</sub>	0.7 V <sub>DD</sub>	0.8 V <sub>DD</sub>	V		
Falling-edge threshold voltage	V <sub>T-</sub>	See note 3.	0.2 V <sub>DD</sub>	0.3 V <sub>DD</sub>	0.5 V <sub>DD</sub>	V		

#### Notes:

- 1. D0 to D7, A0, ( $\overline{\text{CS}}$ ), ( $\overline{\text{RD}}$ ), ( $\overline{\text{WR}}$ ), VD0 to VD7, VA0 to VA15, ( $\overline{\text{VRD}}$ ), ( $\overline{\text{VWR}}$ ) and ( $\overline{\text{VCE}}$ ) are TTL-level inputs.
- 2. SEL1 is CMOS-level inputs. YD, XD0 to XD3, XSCL, LP, WF, YDIS are CMOS-level outputs.
- 3. RES is an Schmitt-trigger input. The pulse width on (RES) must be at least 200us. Note that pulses of more than a few seconds will cause DC voltages to be applied to the LCD panel.
- 4. f<sub>OSC</sub> = 10 MHz, no load (no display memory), internal character generator, 256x200 pixel display. The operating supply current can be reduced by approximately 1 mA by setting both CLO and the display OFF.
- 5. VD0 to VD7 and D0 to D7 have internal feedback circuits so that if the inputs become high-impedance, the input state immediately prior to that is held. Because of the feedback circuit, input current flow occurs when the inputs are in an intermediate state.
- 6. Because the oscillator circuit input bias current is in the order of uA, design the printed circuit board so as to reduce leakage currents.




#### 2.4 Pin Definition(J1)

No.	Symbol	Function
1	VSS	Ground (0V)
2	VDD	Supply Voltage for Logic (+5.0V)
3	V0	Contrast Adjustment
4	/RD	Read Control or Enable
5	/WR	Write Control or Read/Write Control
6	A0	Command/Data Select
7-14	DB0-DB7	Data Bus
15	/CS	Chip select
16	/RES	Hardware Reset
17	VEE	Negative output
18	FGND	Frame Ground
19	LEDA	LED Power Supply + (5.0V)
20	LEDK	LED Power Supply - (0V)

## 3. LED Backlight

## 3.1 Power Supply for LED Backlight




#### 3.2 Electrical Optical Characteristics

Ta = 25°C; Vdd = 5.0V, otherwise specified


Item	Symbol	Conditions	Stan	Unit		
i i i i i i i i i i i i i i i i i i i			Min.	Тур.	Max.	Omt
Forward Voltage	Vf	If = 180mA	4.9	5.0	5.1	V
Reverse Current	Ir	Vr = 5.0V	_	_	100	uA
Spectral Line Half Width	$\triangle \lambda$	IF = 180 mA	-	_	_	nm
Peak Wave Length	λр	T = 25°C	_	_	-	nm
Luminance	Lv	IF =180mA	_	80	_	Cd/m <sup>2</sup>
Uniformity	Δ	Min / Max = 100%	_	_	75%	%

## 4. Optical Characteristics


#### 4.1 Definition of Viewing Angle




#### **4.2 Definition of Contrast**



## 4.3 Definition of Response



#### 4.4 Measuring Instruments For Electro-optical Characteristics




#### \* Note:

- 1) Light source position for measuring the reflective type of LCD panel;
- 2) Light source position for measuring the transflective / transmissive types of LCD panel.

## 5. AC Characteristics and Input Timing Characteristics

### 5.1 AC characteristics (Vdd=5V, Vss=0V Ta=25°C)

10-3-1 8080 Family Interface Timing



Ta = -20 to 75°C

			V - 45	4- F FV	V - 2.7	' 4 - A EV		
Signal	Symbol	Parameter	$\mathbf{V}_{\mathrm{DD}} = 4.5$	$V_{DD} = 4.5 \text{ to } 5.5 \text{V}$		to 4.5V	Unit	Condition
oigiiai oy	- Cymbol	raramotor	Min.	Max.	Min.	Max.	J	Condition
40 00	t <sub>AH8</sub>	Address hold time	10	_	10	_	ns	
A0, CS t <sub>AW8</sub>	t <sub>AW8</sub>	Address setup time	0	_	0	_	ns	
WR,	t <sub>CYC8</sub>	System cycle time	note.	_	note.	_	ns	
RD	t <sub>CC</sub>	Strobe pulse width	120	_	150	_	ns	CL =
	t <sub>DS8</sub>	Data setup time	120	_	120	_	ns	100pF
D0 to D7	t <sub>DH8</sub>	Data hold time	5	_	5	_	ns	
	t <sub>ACC8</sub>	RD access time	_	50	_	80	ns	
	t <sub>OH8</sub>	Output disable time	10	50	10	55	ns	

Note: For memory control and system control commands:


$$t_{CYC8} = 2t_C + t_{CC} + t_{CEA} + 75 > t_{ACV} + 245$$

For all other commands:

$$t_{CYC8} = 4t_C + t_{CC} + 30$$



#### 10-3-2 6800 Family Interface Timing



Ta =  $-20 \text{ to } 75^{\circ}\text{C}$ 

Signal	Symbol	Parameter	V <sub>DD</sub> = 4.5	V <sub>DD</sub> = 4.5 to 5.5V		7 to 4.5V	Unit	Condition
Signal	Symbol	Farameter	Min.	Max.	Min.	Max.	Oill	Condition
A0, <del>CS</del> , R/(/W)	t <sub>CYC6</sub>	System cycle time	note.	_	note.	_	ns	
	t <sub>AW6</sub>	Address setup time	0	_	10	_	ns	
	t <sub>AH6</sub>	Address hold time	0	_	0	_	ns	
	t <sub>DS6</sub>	Data setup time	100	_	120	_	ns	CL = 100
D0 to D7	t <sub>DH6</sub>	Data hold time	0	_	0	_	ns	pF
D0 t0 D7	t <sub>OH6</sub>	Output disable time	10	50	10	75	ns	
	t <sub>ACC6</sub>	Access time	_	85	_	130	ns	
Е	t <sub>EW</sub>	Enable pulse width	120	_	150	_	ns	


Note: For memory control and system control commands:

$$t_{\rm CYC6}$$
 =  $2t_{\rm C}$  +  $t_{\rm EW}$  +  $t_{\rm CEA}$  + 75 >  $t_{\rm ACV}$  + 245 For all other commands:

$$t_{\rm CYC6} = 4t_{\rm C} + t_{\rm FW} + 30$$

#### **5.2 Write Mode**

#### 10.3-4 Display Memory Write Timing



Ta = -20 to 75 ℃


Signal Symbol		Parameter	$V_{DD} = 4.5 \text{ to } 5.5 \text{V}$		$V_{DD} = 2.7 \text{ to } 4.5 \text{V}$		Unit	Condition
Signal	Symbol	Farameter	Min.	Max.	Min.	Max.	Unit	Condition
ЕХТ Ф0	t <sub>C</sub>	Clock period	100	_	125	_	ns	CL = 100
VCE	t <sub>W</sub>	VCE HIGH-level pulse width	t <sub>C</sub> - 50	_	t <sub>C</sub> - 50	_	ns	pF
VOL	t <sub>CE</sub>	VCE LOW-level pulse width	2t <sub>C</sub> - 30	_	2t <sub>C</sub> - 30	_	ns	
	t <sub>CYW</sub>	Write cycle time	3tC	_	3t <sub>C</sub>	_	ns	
	t <sub>AHC</sub>	Address hold time from falling edge of VCE	2t <sub>C</sub> - 30	_	2t <sub>C</sub> - 40	_	ns	
	t <sub>ASC</sub>	Address setup time to falling edge of VCE	t <sub>C</sub> - 70	_	t <sub>C</sub> - 110	_	ns	
VA0 to VA15	t <sub>CA</sub>	Address hold time from rising edge of VCE	0	_	0	_	ns	
	t <sub>AS</sub>	Address setup time to falling edge of VWR	0	_	0	_	ns	
	t <sub>AH2</sub>	Address hold time from rising edge of VWR	10	_	10	_	ns	
<del>VWR</del>	t <sub>WSC</sub>	Write setup time to falling edge of VCE	t <sub>C</sub> - 80	_	t <sub>C</sub> – 115	_	ns	
VVVIX	t <sub>WHC</sub>	Write hold time from falling edge of VCE	2t <sub>C</sub> - 20	_	2t <sub>C</sub> - 20	_	ns	
VD0 to VD7	t <sub>DSC</sub>	Data input setup time to falling edge of VCE	t <sub>C</sub> – 85	_	t <sub>C</sub> – 125	_	ns	
	t <sub>DHC</sub>	Data input hold time from falling edge of VCE	2t <sub>C</sub> - 30	_	2t <sub>C</sub> - 30	_	ns	
	t <sub>DH2</sub>	Data hold time <u>from</u> rising edge of VWR	5	50	5	50	ns	

**Note:** VD0 to VD7 are latching input/outputs. While the bus is high impedance, VD0 to VD7 retain the write data until the data read from the memory is placed on the bus.



#### 5.3 Read Mode

#### 10-3-3 Display Memory Read Timing



Ta = -20 to 75°C

Cianal	Symbol	Parameter	V <sub>DD</sub> = 4.5	to 5.5V	$V_{DD} = 2.7$	7 to 4.5V	Unit	Condition
Signal	Symbol	Farameter	Min.	Max.	Min.	Max.	Onn	
ЕХТ Ф0	t <sub>C</sub>	t <sub>C</sub> Clock period		_	125	_	ns	
VCE	t <sub>W</sub>	VCE HIGH-level pulse width	t <sub>C</sub> - 50	_	t <sub>C</sub> - 50	_	ns	
VCE	t <sub>CE</sub>	VCE LOW-level pulse width	2t <sub>C</sub> - 30	_	2 t <sub>C</sub> – 30	_	ns	
	t <sub>CYR</sub>	Read cycle time	3t <sub>C</sub>	_	3t <sub>C</sub>	_	ns	
VA0 to VA15	t <sub>ASC</sub>	Address setup time to falling edge of VCE	t <sub>C</sub> -70	_	t <sub>C</sub> – 100	_	ns	
	t <sub>AHC</sub>	Address hold time from falling edge of VCE	2 t <sub>C</sub> - 30	_	2t <sub>C</sub> - 40	_	ns	CL = 100
VRD	t <sub>RCS</sub>	Read cycle setup time to falling edge of VCE	t <sub>C</sub> - 45	_	t <sub>C</sub> - 60	-	ns	pF
VKD	t <sub>RCH</sub>	Read cycle hold time from rising edge of VCE	0.5t <sub>C</sub>	_	0.5t <sub>C</sub>	_	ns	
	t <sub>ACV</sub>	Address access time	_	3t <sub>C</sub> - 100	_	3t <sub>C</sub> - 115	Ns	
VD0 to VD7	t <sub>CEA</sub>	VCE access time	_	2t <sub>C</sub> - 80	_	2t <sub>C</sub> - 90	Ns	
	t <sub>OH2</sub>	Output data hold time	0	_	0	_	ns	
	t <sub>CE3</sub>	VCE to data off time	0	_	0	_	ns	



#### 6. Instruction Table

Table-1: Command Set

		_							IIIIa					•	_	
Class	Command		Code						Hex	Command	Re	mand ad neters				
		RD	WR	Α0	D7	D6	D5	D4	D3	D2	D1	D0		Description	No. of Bytes	Section
System Control	SYSTEM SET	1	0	1	0	1	0	0	0	0	0	0	40	Initialize device and display	8	9-2-1
Control	SLEEP IN	1	0	1	0	1	0	1	0	0	1	1	53	Enter standby mode	0	9-2-2
	DISPLAY ON/OFF	1	0	1	0	1	0	1	1	0	0	D	58, 59	Enable and disable display and display flashing	1	9-3-1
	<b>S</b> CROLL	1	0	1	0	1	0	0	0	1	0	0	44	Set display start address and display regions	10	9-3-2
	CSRFORM	1	0	1	0	1	0	1	1	1	0	1	5D	Set cursor type	2	9-3-3
Display Control	CGRAM ADR	1	0	1	0	1	0	1	1	1	0	0	5C	Set start address of character generator RAM	2	9-3-6
	CSRDIR	1	0	1	0	1	0	0	1	1	CD 1	CD 0	4C to 4F	Set direction of cursor movement	0	9-3-4
	HDOT SCR	1	0	1	0	1	0	1	1	0	1	0	5A	Set horizontal scroll position	1	9-3-7
	OVLAY	1	0	1	0	1	0	1	1	0	1	1	5B	Set display overlay format	1	9-3-5
Drawing	CSRW	1	0	1	0	1	0	0	0	1	1	0	46	Set cursor address	2	9-r1
Control	CSRR	1	0	1	0	1	0	0	0	1	1	1	47	Read cursor address	2	9-4-2
Memory Control	MWRITE	1	0	1	0	1	0	0	0	0	1	0	42	Write to display memory	_	9-5-1
	MREAD	1	0	1	0	1	0	0	0	0	1	1	43	Read from display memory	_	9-5-2

#### Notes:

- 1. In general, the internal registers of the RA8835 series are modified as each command parameter is input. However, the microprocessor does not have to set all the parameters of a command and may send a new command before all parameters have been input. The internal registers for the parameters that have been input will have been changed but the remaining parameter registers are unchanged. 2-byte parameters (where two bytes are treated as 1 data item) are handled as follows:
  - a. CSRW, CSRR: Each byte is processed individually. The microprocessor may read or write just the low byte of the cursor address.
  - b. SYSTEM SET, SCROLL, CGRAM ADR: Both parameter bytes are processed together. If the command is changed after half of the parameter has been input, the single byte is ignored.
- APL and APH are 2-byte parameters, but are treated as two 1-byte parameters.



## 7. Reliability Specification

#### 7.1 Contents of Reliability Tests

No.	Test Item	Content of Test	<b>Test Condition</b>
1	High Temperature Storage	Endurance test applying the high storage temperature for a long time	+80°C 96H
2	Low Temperature Storage	Endurance test applying the low storage temperature for a long time	−30°C 96H
3	High Temperature Operation	Endurance test applying the electric stress (voltage & current) and the thermal stress to the element for a long time	+70°C 96H
4	Low Temperature Operation	Endurance test applying the electric stress under low temperature for a long time	−20°C 96H
5	High Temperature/ Humidity Storage	Endurance test applying the high temperature and humidity storage for a long time	40°C 90%RH 96H
6	Temperature Cycle	Endurance test applying the low and high temperature cycle $-20^{\circ}\text{C} \longleftrightarrow 25^{\circ}\text{C} \longleftrightarrow 70^{\circ}\text{C} \longleftrightarrow 25^{\circ}\text{C}$ $30\text{min}  5\text{min}  30\text{min}  5\text{min}$ $\longleftrightarrow  1 \text{ cycle}$	-20°C/70°C 10 cycles
7	Vibration Test (Package State)	Endurance test applying the vibration during transportation	10Hz-55Hz, 50m/s,15min
8	Shock Test (Package State)	Endurance test applying the shock during transportation	Half-sinewave, 100m/s, 11ms
9	Atmospheric Pressure Test	Endurance test applying the atmospheric pressure during transportation by air	40 kPa 16 H

#### 7.2 Life Time


Item	Description											
1	Function, performance, appearance, etc. shall be free from remarkable deterioration within 50,000 hours under ordinary operating and storage conditions of room temperature (25±10°C), normal humidity (45±20% RH), and in area not exposed to direct sunlight.											

#### \* Note: Test Condition

- 1) Temperature and humidity: If no specification, Temperature set at 25±2°C, Humidity set at 60±5%RH;
- 2) Operating state: Samples subject to the tests shall be in "Operating" condition.


## 8. Quality Level

#### 8.1 Zone Definition



#### 8.2 Visual Inspection

- 1) Inspect under 2x20W or 40W fluorescent lamp (approximately 3000 lux) leaving 25 to 30 cm between the module and the lamp and 30 cm between the module and the eye (measuring
- 2) Appearance is inspected at the best contrast voltage (best contrast is adjusted considering clearness and crosstalk on screen).
- 3) Inspect the module at 45° right and left, top and bottom.
- 4) Use the optimum viewing angle during the contrast inspection.



#### 8.3 Standard of Apperance Inspection

No.	Item	Criteria								
		Round type: a $\Phi = (X+Y)/2$	-		ceptable quantity					
				Size	Zone A	Zone B				
				Ф<0.1	Any number	Any number				
		X		0.1<Ф<0.2	2					
				0.2<Ф<0.25	1					
			_ (	0.25<Ф	0					
1	Black spot White spot	Line type: as I	e type: as per following drawing  W  Acceptable quantity							
	Dust		Length	Width	Zone A	Zone B				
			_	W≤0.02	Any number					
			L≤3.0	0.02 <w≤0.03< td=""><td>2</td><td>Any number</td></w≤0.03<>	2	Any number				
			L≤2.5	0.03 <w≤0.05< td=""><td>2</td><td>Any number</td></w≤0.05<>	2	Any number				
			_	0.05 <w< td=""><td>As round type</td><td></td></w<>	As round type					
		Total acceptal	ole quantity	: 3						

2	Polariser scratch	Scratch on protective film is permitted						
	1 oldriser scratch	Scratch on polariser: same as No. 1						
		$\Phi = (X+Y)/2$						
			A	ntity				
	Polariser bubble	V V	Size	Zone A	Zone B			
		1	Ф<0.2	Any number				
3		X	0.2<Ф<0.5	2	T			
3	I ofariser bubble		0.5<Ф<1.0	1	Any number			
			1.0<Ф	0				
			1.0	1.0				
		Total acceptable quantity: 3						
		W: segment width $\Phi = (A+B)/2$ B  A  Tot	Width W≤0.4 W>0.4	$\Phi \le 0.2$ ard $\Phi \le 0.25$ and $\Phi \le 1/3W$	antity ad Φ≤1/2W			
		4.2 Pin hole on dot matrix of	holes with Ф ur	nder 0.10 mm a	are acceptable			
		W .0.05		Accenta	ble quantity			
			_	Size	ceptable quantity			
		ا د/		a, b<0.1	Any number			
		(9)	9	(a+b)/2≤0.1	Any number			
				0.5<Ф<1.0				
		Total acceptable quantity: 7						
		4.3 Segments / dots with different width						
4	Segment deformation	D + - U						
	deformation							
			Acceptable					
				$ \begin{array}{c cc}  & a \ge b & a/b \le 4/3 \\ \hline  & a < b & a/b > 4/3 \end{array} $				
		A B		a b   a	a/b>4/3			
		4.4 Alignment layer defect $\Phi = (A+B)/2$						
		and Tha						
				A 1 1 1				
				Acceptable quantity				
				Size	v. numbar			
			\\\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \		y number			
				<Φ≤1.0	5			
			.49/ —	€Φ≤1.5	3			
			1.5<	<Φ≤2.0	2			
		C						
		Total acceptable quantity: 7						
5	Colour uniformity	Level of sample for approval set as limit sample						

	_	Backlight	The backlight colour should correspond to the product specification							
(	6		Flashing and or unlit backlight is not allowed							
			Dust larger than 0.25 mm is not allowed							
			Exposed wire	bond pad is n	ot allowed					
	7	COB	Insufficient covering with resin is not allowed (wire bond line							
			exposed) Dust	or bubble on	the resin are not al	llowed				
		РСВ	No unmelted solder paste should be present on PCB							
	_		Cold solder joints, missing solder connections, or oxidation are not allowed							
1	8		No residue or solder balls on PCB are allowed							
			Short circuits on components are not allowed							
		Tray particles			Acceptable quanti	r -				
					Size	Quantity	ı			
	9				Ф<0.2	Any number	ı			
'				On tray	Ф>0.25	4				
				On display	Φ ≥0.25	2				
				On display	I = 3	1	i			

L = 3

### 9. Package Specifications

T.B.D.

### 10. Percautions When Using These LCD Modules


#### **10.1 Handling Precautions**

- 1) Since the display panel is being made of glass, do not apply mechanical impacts such us dropping from a high position.
- 2) If the display panel is broken by some accident and the internal organic substance leaks out, be careful not to inhale nor lick the organic substance.
- 3) If pressure is applied to the display surface or its neighborhood of the LCD Module, the cell structure may be damaged and be careful not to apply pressure to these sections.
- 4) The polarizer covering the surface of the LCD Module is soft and easily scratched. Please be careful when handling the LCD Module.
- 5) When the surface of the polarizer of the LCD Module has soil, clean the surface. It takes dvantage of by using following adhesion tape.
  - \* Scotch Mending Tape No. 810 or an equivalent.

Never try to breathe upon the soiled surface nor wipe the surface using cloth containing solvent such as ethyl alcohol, since the surface of the polarizer will become cloudy.

Also, pay attention that the following liquid and solvent may spoil the polarizer:

- \* Water
- \* Ketone
- \* Aromatic Solvents
- 6) Hold LCD Module very carefully when palcing LCD Module into the system housing. Do not apply excessive stress or pressure to LCD Module. And, do not over bend the film with electrode pattern layouts. These stresses will influence the display performance. Also, secure sufficient rigidity for the outer cases.



- 7) Do not apply stress to the LSI chips and the surrounding molded sections.
- 8) Do not disassemble nor modify the LCD Module.
- 9) Do not apply input signals while the logic power is off.
- 10) Pay sufficient attention to the working environments when handing LCD Modules to prevent occurrence of element breakage accidents by static electricity.
  - \* Be sure to make human body grounding when handling LCD Modules.
  - \* Be sure to ground tools to use or assembly such as soldering irons.
  - \* To suppress generation of static electricity, avoid carrying out assembly work under dry environments.
  - \* Protective film is being applied to the surface of the display panel of the LCD Module. Be careful since static electricity may be generated when exfoliating the



protective film.

- Protective film is being applied to the surface of the display panel of the LCD Module. Be careful since static electricity may be generated when exfoliating the protective film
- 11) Protection film is being applied to the surface of the display panel and removes the protection film before assembling it. At this time, if the LCD Module has been stored for a long period of time, residue adhesive material of the protection film may remain surface of the display panel after removed of the film. In such case, remove the residue material by the method introduced in the above Section 5).
- 12) If electric current is applied when the LCD Module is being dewed or when it is placed under high humidity environments, the electrodes may be corroded and be careful to avoid the above.

#### **10.2 Storage Precautions**

- 1) When storing LCD Modules, put them in static electricity preventive bags avoiding exposure to direct sun light nor to lights of fluorescent lamps. and, also, avoiding high temperature and high humidity environment or low temperature (less than 0°C) environments. (We recommend you to store these modules in the packaged state when they were shipped from Blaze Display Technology Co., Ltd.) At that time, be careful not to let water drops adhere to the packages or bags nor let dewing occur with them.
- 2) If electric current is applied when water drops are adhering to the surface of the LCD Module, when the LCD Module is being dewed or when it is placed under high humidity environments, the electrodes may be corroded and be careful about the above.

#### **10.3 Designing Precautions**

- 1) The absolute maximum ratings are the ratings which can not be exceeded for LCD Module, and if these values are exceeded, panel damage may be happen.
- 2) To prevent occurrence of malfunctioning by noise, pay attention to satisfy the VIL and VIH specifications and, at the same time, to make the signal line cable as short as possible.
- 3) We recommend you to install excess current preventive unit (fuses, etc.) to the power circuit (VDD). (Recommend value: 0.5A)
- 5) Pay sufficient attention to avoid occurrence of mutual noise interference with the neighboring devices.
- 6) As for EMI, take necessary measures on the equipment side basically. When fastening the LCD Module, fasten the external plastic housing section.
- 7) If power supply to the LCD Module is forcibly shut down by such errors as taking out the main battery while the LCD Panel is in operation, we cannot guarantee the quality of this LCD Module.
- 8) The electric potential to be connected to the rear face of the IC chip should be as
  - \* Connection (contact) to any other potential than the above may lead to rupture of the IC.

#### 10.4 Precautions When Disposing of the LCD Modules

Request the qualified companies to handle industrial wastes when disposing of the LCD Modules. Or, when burning them, be sure to observe the environmental and hygienic laws and regulations.

#### 10.5 Other Precautions

- 1) When a LCD Module is operated for a long of time with fixed pattern may remain as an after image or slight contrast deviation may occur. Nonetheless, if the operation is interrupted and left unused for a while, normal state can be restored. Also, there will be no problem in the reliability of the module
- 2) To protect LCD Modules from performance drops by static electricity rapture, etc., do not touch the following sections whenever possible while handling the LCD Modules.
  - \* Pins and electrodes
  - \* Pattern layouts such as the TCP & FPC
- 3) With this LCD Module, the LCD Module driver is being exposed. Generally speaking, semiconductor elements change their characteristics when light is radiated according to the principle of the solar battery. Consequently, if this LCD Module driver is exposed to light, malfunctioning may occur.
  - \* Design the product and installation method so that the LCD Module driver may be shielded from light in actual usage.
  - \* Design the product and installation method so that the LCD Module driver may be shielded from light during the inspection processes.
- 4) Although this LCD Module stores the operation state data by the commands and the indication data, when excessive external noise, etc. enters into the module, the internal status may be changed to take appropriate measures to suppress noise generation or to protect from influences of noise on the system design.
- 5) We recommend you to construct its software to make periodical refreshment of the operation statuses (re-setting of the commands and re-transference of the display data) to cope with catastrophic noise.